Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory, combinational logic, FSM state/arc and assertion coverage report metrics viewable via GUI or ASCII format.

This project is ported to github and can be found at:
https://github.com/chiphackers/covered

Project Samples

Project Activity

See All Activity >

License

GNU General Public License version 2.0 (GPLv2)

Follow Covered

Covered Web Site

Other Useful Business Software
Your top-rated shield against malware and online scams | Avast Free Antivirus Icon
Your top-rated shield against malware and online scams | Avast Free Antivirus

Browse and email in peace, supported by clever AI

Our antivirus software scans for security and performance issues and helps you to fix them instantly. It also protects you in real time by analyzing unknown files before they reach your desktop PC or laptop — all for free.
Free Download
Rate This Project
Login To Rate This Project

User Reviews

Be the first to post a review of Covered!

Additional Project Details

Languages

English

Intended Audience

Education, Developers

User Interface

Command-line, Tk

Programming Language

C, Tcl

Related Categories

C Electronic Design Automation (EDA) Software, C Code Coverage Tool, Tcl Electronic Design Automation (EDA) Software, Tcl Code Coverage Tool

Registered

2002-04-11